The objective of this work is to provide solutions to bridge the gap between the ASIC development and the final ASIC mass production test. In other words here are proposed several innovative automatic low-cost test strategies for VLSI ASIC prototypes verification that can be done directly in house without the necessity to refer to a mass-production device when it should be over dimensioned, because the ASIC is still in its development phase and a full-coverage test procedure hasn’t been developed yet.

Innovative Automatic Low-Cost Test Strategies For VLSI ASIC Prototypes Verification

MOSTARDINI, LUCA
2009

Abstract

The objective of this work is to provide solutions to bridge the gap between the ASIC development and the final ASIC mass production test. In other words here are proposed several innovative automatic low-cost test strategies for VLSI ASIC prototypes verification that can be done directly in house without the necessity to refer to a mass-production device when it should be over dimensioned, because the ASIC is still in its development phase and a full-coverage test procedure hasn’t been developed yet.
18-apr-2009
Italiano
ATE
DSI
DUT
failure
FPGA
ICE
MEMS
pattern
SoP
Saletti, Roberto
Fanucci, Luca
File in questo prodotto:
File Dimensione Formato  
tesi_dottorato_mostardini_v04.pdf

embargo fino al 25/06/2049

Tipologia: Altro materiale allegato
Licenza: Tutti i diritti riservati
Dimensione 4.69 MB
Formato Adobe PDF
4.69 MB Adobe PDF

I documenti in UNITESI sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.14242/132910
Il codice NBN di questa tesi è URN:NBN:IT:UNIPI-132910